"> AR# 34556: MIG Virtex-6 DDR2/DDR3 - Termination and I/O Standard Guidelines

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34556

MIG Virtex-6 DDR2/DDR3 - Termination and I/O Standard Guidelines

Description

The MIG Virtex-6 DDR2/DDR3 designs are characterized with specific termination schemes and I/O Standards. The DDR2 and DDR3 SDRAM Memory Interface Solution > Core Architecture > Design Guidelines section within the Virtex-6 FPGA Memory Interface User Guide (UG406) includes information on termination guidelines and the MIG design's use of I/O Standards.

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

Termination

Running SI Simulation using IBIS Models is highly recommended for all memory designs. The user guide section noted above includes information on the following:

  • Termination guidelines for uni- and bi-directional signals
  • Where termination resistors should be placed
  • How to properly terminate ODT, CKE, and RESET to adhere to the DDR2 and DDR3 Memory standards initialization processes
  • Usage of ODT (at the memory) and DCI (at the memory)
    • The usage of ODT has many advantages including lower power and better signal for the reads along with fewer components on the board and less chance for manufacturing issues.
  • (Xilinx Answer 42783)MIG Virtex-6 DDR2/DDR3 - Termination for DM when ODT is used, but not DM

Please read the entire section noted above for full details.

I/O Standards

The MIG tool creates the UCF using the appropriate standard based on input from the GUI. You can find the MIGUCF in either the "example_design/par" or "user_design/par" directories. Only the I/O standards provided in the MIG UCFs have been tested in hardware during MIG characterization.

Revision History

6/22/2011 - Added Answer Record 42783
2/17/2011 - Added Answer Record 36104

Linked Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
42783 MIG DDR2/DDR3 - Termination for Data Mask (DM) Signal when DM is disabled N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34544 MIG Virtex-6 DDR2/DDR3 - Board Layout N/A N/A
36104 MIG Virtex-6 DDR2/DDR3 - How to properly terminate ODT, CKE, and RESET N/A N/A
AR# 34556
Date Created 05/19/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG