We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34557

MIG Virtex-6 and 7 Series DDR3 - Fly-by Topology Requirements


DDR3 SDRAM modules have adopted Fly-by Topology on clocks, address, commands, and control signals to improve signal integrity. 

Specifically, the clocks, address, and control signals are all routed in a daisy-chained fashion, and termination is located at the end of each trace.

However, this causes a skew between the strobe (DQS) and the clock (CK) at each memory device on the module. 

Write leveling is a new feature in DDR3 SDRAMs which allows the controller to adjust each write DQS independently with respect to the CK forwarded to the DDR3 SDRAM device.

This compensates for the skew between DQS and CK and meets the tDQSS specification.

Since the MIG Virtex-6 and 7 Series DDR3 design uses write leveling for all outputs (single component, multi-component, and DIMM), it is required that the board be laid out using Fly-by Topology on the clock, address, and control lines. 

This is documented in the DDR2 and DDR3 SDRAM Memory Interface Solution > Design Guidelines > DDR3 SDRAM > DDR3 Component PCB Routing section of the Virtex-6 Memory Interface Solutions User Guide and in the 7 Series FPGAs Memory Interface Solutions User Guide.

This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243).

The Xilinx MIG Solution Center is available to address all questions related to MIG.

Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


Fly-By Topology is new to DDR3, therefore, this is only a MIG requirement for DDR3. 

DDR2 designs should be laid out using T-Branch Topology. 

The MIG design will only turn write leveling on for DDR3 designs.

Write Leveling is turned on with the top-level rtl parameter WRLVL (WRLVL="ON").

For more information on the Write Leveling feature and its usage within the MIG Virtex-6 DDR3 design, see the following:

Revision History
08/24/2012 - Added 7 Series information

Linked Answer Records

Master Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
35094 MIG Virtex-6 and 7 Series DDR3 - Write Leveling N/A N/A
AR# 34557
Date Created 05/17/2010
Last Updated 08/20/2014
Status Active
Type Solution Center
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Less
  • MIG 7 Series
  • MIG Virtex-6 and Spartan-6