UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34569

MIG - Simultaneously Switching Noise (SSN) Calculation

Description

In previous FPGA architectures, MIG included a WASSO (Weighted Average Simultaneously Switching Outputs) Limit field in the Bank Selection screen. 

This enabled users to input WASSO limits based on independent calculations through the FPGA WASSO calculators. 

The MIG tool for Virtex-6, 7 Series, and UltraScale FPGAs does not include a WASSO Limit.

What is the appropriate MIG flow for analyzing simultaneously switching outputs/noise?
 

Note: This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243)

The Xilinx MIG Solution Center is available to address all questions related to MIG. 

Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The Virtex-6 and 7 Series FPGA families no longer use WASSO or WASSO spreadsheets. 

Instead, Simultaneously Switching Noise (SSN) numbers are used and the flow is maintained entirely through the PlanAhead/Vivado tool.
 

PlanAhead/Vivado tools look at all pins in a bank, determine the input margin available, and then look at how much is lost to SSN.

Because PlanAhead/Vivado now include SSN calculation, MIG no longer includes any type of WASSO or SSN Limit. 

The correct flow for Virtex-6, 7 Series, and UltraScale FPGA users interested in SSN analysis is to integrate the MIG output into their user design and go through the PlanAhead/Vivado tool flow.
 

The SSN predictor assumes that all the I/Os are asynchronous. 

However, the memory interface is a synchronous system with phase offsets which reduces the actual SSN. 

Additionally, all MIG interfaces are fully validated in hardware, removing SSN concerns within banks containing MIG interfaces.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
51475 MIG 7 Series Design Assistant - MIG 7 Series DDR2/DDR3, Board Layout and Design Guidelines N/A N/A
34544 MIG Virtex-6 DDR2/DDR3 - Board Layout N/A N/A
AR# 34569
Date Created 05/17/2010
Last Updated 04/28/2015
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Kintex UltraScale
  • Virtex UltraScale
  • Less
IP
  • MIG 7 Series
  • MIG Virtex-6 and Spartan-6
  • MIG UltraScale