We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34615

Spartan-6 FPGA Integrated Block Wrapper for PCI Express - Patches and Wrapper Source Code Updates


This Answer Record is a cumulative list of patches or wrapper source code updates for theSpartan-6 FPGAIntegrated Block Wrapper for PCI Express.


Updates can come in two forms. Patches fix problems that generally affect more than a single file, or files that change during the core customization process. Patches are to be installed on top of your Xilinx install.

Wrapper source code updates, or updates to other files in the generated core, are provided separately. These files are to be placed in the generated core's directory as indicated by the instructions contained in the patch. The patches and updates are cumulative, so if you add the most recent patch or update you will receive any prior updates for that major version of the core, unless otherwise noted below.

For known issues about each release, see theXilinx IP Release Notes Guide(XTP025):

v1.2 Patches

None at this time.

v1.2 Updates


See the following articles for information on using the patch:

(Xilinx Answer 34341) - Spartan-6 FPGA Integrated Endpoint Block v1.2 for PCI Express - Simulation failure when using ISE 11.5 to simulate a v1.2 core generated in ISE Design Suite 11.3 or 11.4, in 11.5

(Xilinx Answer 34451) - Spartan-6 FPGA Integrated Endpoint Block v1.2 rev 1 for PCI Express - Simulation never finishes when simulating a v1.2 rev 1 core generated in ISE Design Suite 11.5

Revision History
03/08/2010 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 34615
Date 12/15/2012
Status Active
Type General Article
  • Spartan-6 LXT
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
Page Bookmarked