UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34628

11.x PlanAhead - Design has more I/Os than placeable pins on the package

Description

I am attempting to use the PlanAhead tool to have it automatically place 572 pins of my design on a device with 600 available I/O (as per device's data sheet). However, the PlanAhead tool returns with the following error:

Design has more I/Os (572) than placeable pins on the package (568)

Why can't the PlanAhead tool use all 600 pins?

Solution

Review your UCF for "CONFIG PROHIBIT" constraints. Pins that have been prohibited for placement will not be counted as available I/O in the PlanAhead tool.



AR# 34628
Date Created 04/06/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4