It is difficult to meet timing on -1 parts of the silicon with the current version of the tools. Xilinx will make sure that bit/mcs files sent out with this TRD will meet timing. If users change parts of the design, then the user might need to run cost tables or floorplan the design to ensure that the design meets timing.