UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34651

Virtex-6 FPGA Connectivity Kit TRD - Block RAM Utilization

Description


The User Guide utilization section shows that the TRD uses 60 RAMB36E1 components, but I see 96 used in my map report.
Why is there such a big difference?

Solution


The User Guide number of 60 for RAMB36E1 components includes 32 used as a Simple Dual Port (SDP) RAM in "READ_FIRST" mode. 
This was changed to use twice as many RAMB36E1s using True Dual Port in "WRITE FIRST" mode. Therefore, 32 more RAMB36E1s were added to implement this change.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34432 Virtex-6 FPGA Connectivity Kit and Targeted Reference Design (TRD) - Release Notes and Known Issues N/A N/A
AR# 34651
Date Created 04/09/2010
Last Updated 05/23/2014
Status Archive
Type Known Issues
Boards & Kits
  • Virtex-6 FPGA Connectivity Kit