We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34683

11.x/12.x ChipScope, Virtex-6 - IBERT parameter sweep tests show errors in the middle of the eye


The ChipScope Pro Serial I/O Tool Kit (also known as IBERT) has the ability to sweep through a variety of attribute settings for Virtex-6 FPGA GTs. When sweeping the data sample location through the eye, inexplicable errors might occur in what would be the middle of the data eye. There is an issue with IBERT 2.0 for the Virtex-6 FPGA sweep test. The sampling point is not moved during the test; therefore, whatever point the channel was using when the sweep test starts seems to be used regardless of the width of the eye sweep.


To work around this issue, set the sampling point by hand using the slider and observe the BER to determine the optimum value. This issue is scheduled to be resolved in a future release of the tools.
AR# 34683
Date Created 03/10/2010
Last Updated 04/27/2010
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • More
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • Less