UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34708

MIG Virtex-6 DDR2/DDR3 - SI Simulation using IBIS

Description

A critical step in verifying board layout guidelines for memory interface designs have been followed is to run signal integrity simulations using IBIS. These simulations should always be run both pre-board layout and post-board layout. The purpose of running these simulations is to confirm the signal integrity on the board.

NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243) The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The ML561 Hardware-Simulation Correlation chapter of the Virtex-5 FPGA ML561 Memory Interfaces Development Board User Guide can be used as a guideline. This chapter provides a detailed look at signal integrity correlation results for the ML561 board, and can be used as an example for what to look at and what you should see. It also provides steps to create a design-specific IBIS model to aid in setting up the simulations.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
40775 MIG Spartan-6 MCB - Board Layout N/A N/A
34544 MIG Virtex-6 DDR2/DDR3 - Board Layout N/A N/A
AR# 34708
Date Created 05/17/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG