We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34711

11.4 EDK - plbv46_pcie_v4_03_a stalls after warm reset


A problem has been found where after a warm reset, the Block Plus wrapper transmit direction occasionally stalls forever by deasserting trn_tdst_rdy_n.


This issue is documented in (Xilinx Answer 34444). 
Alternatively, a patch for block_plus_v1_12_a is available and can be downloaded from:

To install the patch, extract to the EDK project's pcore/ directory, restart XPS, Clean Hardware, and then rebuild the system.

This issue is scheduled to be fixed in a future release of the block_plus pcore to be delivered in EDK 12.1.

Linked Answer Records

Associated Answer Records

AR# 34711
Date Created 03/12/2010
Last Updated 05/23/2014
Status Archive
Type General Article
  • EDK - 11.4