UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34715

MIG v3.3, Spartan-6 FPGA - Calibration fails when using the C#_CALIB_SOFT_IP=TRUE, but passes when set to FALSE

Description

The MIG v3.3 generated design uses a function called Mult_Divide in mcb_soft_calibration.v which uses a local variable"reg [9:0] Result;" that is used to calculate the amount of Delay for DQS.  In some cases this value can overflow, causing an invalid DQS Delay which will cause calibration to fail or  complete with data errors.

Solution

To work around this issue, please change the local variable Result inside mcb_soft_calibration.v to "reg [9:0] Result;".

This will be fixed in MIG v3.4, which will be released with ISE 12.1.
AR# 34715
Date Created 03/17/2010
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • MIG