We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34767

Spartan-6 Clocking - Feedback Path From DCM or PLL Not Properly Routed


The feedback path from the DCM or PLL is not properly routed by the ISE Design Suite 11.5 software tools.


Issue Description:

For designs that use the BUFIO2 to route a clock to the input of a PLL or DCM, the feedback path is not properly routed. The BUFIO2 input routing is not correctly delay matched to the BUFIO2FB feedback path. The routing from the Global Clock pins to the BUFIO2, which is inferred, does not route through the ILOGIC2 logic resource to match the feedback path when using BUFIO2FB. For designs that do not use BUFIO2FB, this may not be an issue.

Software Behavior:

ISE Design Suite 11.5 and earlier does not properly route this feedback path. The issue will be fixed in ISE Design Suite 12.1 and later.


It is possible to manually route the input path through the ILOGIC2 within FPGA_EDITOR. When manually routing, route through the same ILGOGIC2 used by the BUFIO2FB and check to make sure the BUFIO2 and GCLK are located within the same BUFIO2 Clocking Region. Global clock buffers in banks 0 or bank 2 may require the BUFIO2 to be moved as well.

For assistance with implementing this manual route, please contact Xilinx Technical Support.

AR# 34767
Date Created 03/15/2010
Last Updated 03/17/2010
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT