UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34800

Design Assistant for PCI Express - Problems Associated with FPGA Configuration

Description

A possible causeforthe PCIe device not being recognized by the systemmight be due tothe FPGAnot configuringin time to be enumerated and configured by the system software (BIOS).

It is also possible that late FPGA configuration might impact link training which causes the core to notlink up.

NOTE:This Answer Record is part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536).The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe.Whether you're starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.

Solution

A quick test for this is after the system boots from power on, issue a warm restart and then see if the endpoint is recognized. During a warm restart the system power remains on to the board so the FPGA does not have to reconfigure.

If after a warmrestart the device is recognizedby the systemthen the problem could be due to FPGA configuration time. See (Xilinx Answer 34806) regarding software tools that can be used to see if the device is recognized by the system.

In standard systems for PCI Express, when the system is powered up, configuration software running on the processor starts scanning the PCI Express bus to discover the machine topology.

The process of scanning the PCI Express hierarchy to determine its topology is referred to as the enumeration process. The root complex accomplishes this by initiating configuration transactions to devices as it traverses and determines the topology.

All PCI Express devices are expected to have established the link with their link partner and be ready to accept configuration requests during the enumeration process. As a result, there are requirements as to when a device needs to be ready to accept configuration requests after power up; if the requirements are not met, the following occurs:

  • If a device is not ready and does not respond to configuration requests, the root complex does not discover it and treats it as non-existent.
  • The operating system will not report the device's existence and the user's application will not be able to communicate with the device.

The User Guides for each product contains a chapter called "FPGA Configuration". This chapter goes into details about this issue whichishelpful in solving the problem. It also list configuration times for each FPGA based on the type of configuration scheme used.

Revision History
12/08/2010 - Updated description to include link up
08/13/2010 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 34800
Date Created 08/03/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LXT
  • Virtex-5 FXT
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • Endpoint Block Plus Wrapper for PCI Express
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )