We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34852

LogiCORE Reed-Solomon Decoder v7.0 - Why does the RS Decoder cores (v7.0) not support Spartan-6 FPGA in 12.1?


Why does the Reed-Solomon Decoder cores (v7.0) not support Spartan-6 FPGAin ISE software 12.1?


At present, the Reed Solomon Decoder is not supported in Spartan-6 FPGAin ISE software 12.1. This is due to the block RAM issue as outlined in (Xilinx Answer 34541); Spartan-6 FPGA Block RAM Design Advisory - 9K block RAM Simple Dual Port (SDP) Port Width Restriction.

To create a core in ISE software 12.1 for Spartan-6 FPGA, please see (Xilinx Answer 35676)

Please see (Xilinx Answer 30176) for a detailed list of LogiCORE 3GPP LTE Turbo Decoder Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
30176 LogiCORE Reed Solomon Decoder - Release Notes and Known Issues N/A N/A

Associated Answer Records

AR# 34852
Date Created 05/17/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Reed-Solomon Decoder