UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34903

MIG Virtex-6 DDR2/DDR3 - PHY-Like Controller Responsibilities

Description

This section of the MIG Design Assistant focuses on the "PHY-Like" responsibilities that are handled by the Virtex-6 DDR2/DDR3 design's Controller. Below you will find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The Memory Controller design executes the following "PHY-like" responsibilities that are pertinent for proper operation:

(Xilinx Answer 34355) - DDR3 - JEDEC Specification - ZQ Calibration
(Xilinx Answer 34480) - DDR2/DDR3 Periodic Reads

Revision History
09/20/12- Updated link

Linked Answer Records

Associated Answer Records

AR# 34903
Date Created 05/20/2010
Last Updated 02/15/2013
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG