UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34935

Virtex-6 OSERDES - OQ and OFB pins usage

Description

In the Virtex-6 FPGA SelectIO Resources User Guide (UG361), itstates that the OQ pincannot drive the IODELAYE1, andthe OFB pin must be used. When OQ is used to drive IODELAYE1, there is no error reported in the ISE software.

Solution

The ISE software maps the signal on OQ onto OFB when the output delay is detected.
AR# 34935
Date Created 03/26/2010
Last Updated 01/24/2013
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 SXT
  • Virtex-6 LX
  • More
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Less
Tools
  • ISE Design Suite - 11.5