UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34941

MIG 7 Series and Virtex-6 DDR2/DDR3 - User Interface - DDR Commands

Description

This section of the MIG Design Assistant focuses on the available DDR Commands that can be requested by the user/native interface for 7 Series andVirtex-6 DDR3/DDR2 designs. Below you will find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The app_cmd [2:0] signal is used to designate the requested command.The 7 Series and Virtex-6 FPGA DDR2/DDR3 design allows reads and writes to be requested from the user/native interface

Operation Code
Read 001
Write 000

Based on the command and address requested by the user, the MIG design will execute all required commands (ie - activates, precharges) with appropriate timing to adhere to the JEDEC standard.

For a complete list of the User Interface command signals and their function, please refer to the "DDR2 and DDR3 SDRAM Memory Interface Solution" => "Core Architecture" => "User Interface" section of UG586 andUG406.

Sending commands with the Native Interface uses the same command codes as the User Interface, but requires its own set of Write and Read Command signals. For a complete list of the User Interface command signals and their functions, please refer to the "DDR2 and DDR3 SDRAM Memory Interface Solution"=> "Core Architecture" => "Native Interface" section of UG586 and UG406.


Additional Information
Revision History
9/20/12 - Updated UG586 link
9/11/12 - Added 7 Series information (Xilinx Answer 47924)
7/13/10 - Added Additional Information Section

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34243 Xilinx Memory Interface Solution Center N/A N/A
33698 MIG 7 Series and Virtex-6 FPGA DDR2/DDR3 - How do I drive the user interface? N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
47924 MIG 7 Series Solution Center - Design Assistant - DDR3 Jedec Specification - ZQ Calibration N/A N/A

Associated Answer Records

AR# 34941
Date Created 05/24/2010
Last Updated 10/04/2012
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Less
IP
  • MIG
  • MIG 7 Series