UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34994

Serial RapidIO v5.4 - Virtex-6/Spartan-6 Cores have Block RAM set to WRITE_FIRST mode which could cause collisions in hardware

Description

The Block RAM used in the Virtex-6 and Spartan-6 FPGA Serial RapidIO v5.4 Buffer Cores are set to READ_FIRST mode. If the buffer is clocked asynchronously, this violates the block RAM rules and could cause collisions in hardware.

Solution

The Virtex-6 and Spartan-6 FPGA Cores are pre-production in v5.4 and should not be used in production designs. All block RAM are switched to WRITE_FIRST mode starting in v5.4 Rev1. For more information, see (Xilinx Answer 33312).
AR# 34994
Date Created 03/30/2010
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • Serial RapidIO