UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35025

PlanAhead - Can the PlanAhead tool assign pin location and I/O standard attributes on one line?

Description

The PlanAhead tool generates UCF constraints for pin locations and I/O standard attributes via multiple lines:

NET "ONESOUT[0]" LOC = P15;
NET "ONESOUT[0]" IOSTANDARD = LVCMOS33;

For designs with multiple pinouts, this results in a large UCF file.Furthermore, some third-party tools require that all pin attributes are listed in a single line.

Can the PlanAhead tool generate pin constraints in a single line format?

For example:

NET "ONESOUT[0]" LOC = P15| IOSTANDARD = LVCMOS33;

Solution

No, the PlanAhead tool writes out each constraint on a separate line.

You can choose to manually edit the UCF to put the constraints in a single line format.

If the UCF is used in Project Navigator, or from command line, the single line format is used as is.

If the UCF is using in the PlanAhead tool, the single line formatisread and broken out into separate lines before implementation.

AR# 35025
Date Created 05/07/2012
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • PlanAhead - 11.1
  • PlanAhead - 12.1
  • PlanAhead - 13.1
  • PlanAhead - 14.1