UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35037

LogiCORE IP Display Port v1.1 - How do I use the two vid_enable output pins on the Display Port Sink core?

Description

How do I use the two vid_enable output pins on the Display Port Sink core?

The data sheet says that there is only one vid_enable output, but when generating the sink core, there are two outputs.

Solution

The Display Port Sink v1.1 does have two vid_enable bits. Their behavior varies on how the core is configured.

If the user has USER_PIXELWIDTH = 1 and FORCE_DUAL_PIXEL = '0', then the vid_enable[0] is the active signal. The user should never set USER_PIXEL_WIDTH = 1 and FORCE_DUAL_PIXEL ='1'.

If the user has USER_PIXEL_WIDTH = 2 and FORCE_DUAL_PIXEL = '1', then both vid_enable signals will assert at the same time. If the FORCE_DUAL_PIXEL = '0' when USER_PIXEL_WIDTH = 2, then the vid_enable bits may toggle independently and thus we do not recommend this configuration.

Please see (Xilinx Answer 33258) for a detailed list of LogiCORE IP Display Port Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A
AR# 35037
Date Created 04/01/2010
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • DisplayPort