UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35057

MIG v3.4, v3.4 Spartan-6 - The MCB appears to violate the DDR2 initialization sequence

Description

Step "D" of the DDR2 Power Up and Initialization sequence in the JEDEC specification JESD79-2F is as follows:

"Wait a minimum of 400 ns then issue precharge all command. NOP or Deselect applied during 400 ns period."

This wait period is not honored by the Spartan-6 FPGA MCB MIG controller.

Solution

In both simulation and hardware, the time between the assertion of CKE and the Precharge All command is about 20 ns instead of the requested 400 ns. 

Xilinx is not aware of any consequences caused by this specification violation.

This issue has been resolved in MIG v3.5 available in ISE 12.2 software.

A patch is available to use with MIG 3.4 designs (Verilog only):


http://www.xilinx.com/txpatches/pub/utilities/fpga/ar35057_patch.zip

 

 

AR# 35057
Date Created 05/06/2010
Last Updated 08/27/2014
Status Active
Type General Article
IP
  • MIG