UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35060

11.5 EDK, XPS_CAN_v3_00_a - Potential block RAM collisions require EDK 12.1 for Spartan-6 production use

Description

The XPS_CAN_v3_00_a and earlier cores have the potential for internal block RAM collisions documented in the Spartan-6 FPGA Block RAM Resources User's Guide(UG383).

Solution

This issue might not be reported in simulation and could cause the core to fail in hardware. In summary, the core should not be used for production in Spartan-6 devices until EDK 12.1.

For more information, see (Xilinx Answer 34533).

This issue is scheduled to be fixed to XPS_CAN_v3_00_a in EDK 12.1. Note that there will not be a version change in EDK 12.1, see the IP changelog to verify changes. Due to ISE design tools dependencies, an 11.5 patch will not be available before 12.1.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34533 Design Advisory for Spartan-6 FPGA Block RAM - Address Space Overlap N/A N/A
AR# 35060
Date Created 04/05/2010
Last Updated 05/23/2014
Status Archive
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • EDK - 11.2
  • EDK - 11.3
  • EDK - 11.4
  • EDK - 11.5
IP
  • XPS CAN
Boards & Kits
  • Spartan-6 FPGA Connectivity Kit
  • Spartan-6 FPGA Embedded Kit
  • Spartan-6 FPGA SP601 Evaluation Kit
  • Spartan-6 FPGA SP605 Evaluation Kit