UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35075

LogiCORE IP Display Port v1.1 - What are the MAX_LINK_RATE, MAX_LANE_COUNT and other values defined by the VESA Display Port v1.1a specification?

Description

What are the MAX_LINK_RATE, MAX_LANE_COUNT and other values defined by the VESA Display Port v1.1a specification?

Solution


These values are hard coded in the Display Port v1.1 and v1.2.


DPCD_REV
= 'h11 (Dport v1.1a)
MAX_LINK_RATE
= LINK_RATE (fixed to 2.7)
MAX_LANE_COUNT
[7] = 'b1 (we are enhanced frame capable)
[4:0] = LANE_COUNT (set through GUI)
MAX_DOWNSPREAD
[0] = 'b1
[6] = 'b0
NORP
= 'h0 (Based off of whether Secondary support is selected in GUI, which is currently disabled. When enabled, it should read 'b1)
DOWNSTREAMPORT_PRESENT
= 'h00
MAIN_LINK_CHANNEL_CODING
= 'h01
DOWN_STREAM_PORT_COUNT
[3:0] = 'h0
[7] = 'b1
RECEIVE_PORT0_CAP_0
[1] = set by internal reg 0x084
[2] = 'b0
RECEIVE_PORT0_CAP_1
= 'd32 (internal buffer size)
RECEIVE_PORT1_CAP_0
[1] = set by internal reg 0x088
[2] = 'b1
RECEIVE_PORT1_CAP_1
= 'd8



Please see (Xilinx Answer 33258) for a detailed list of LogiCORE IP Display Port Release Notes and Known Issues.
AR# 35075
Date Created 04/06/2010
Last Updated 05/23/2012
Status Active
Type General Article
IP
  • DisplayPort
  • ??????