We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3517

M1.4 TRACE: Do NOT activate CMOS level timing for XL family


Urgency: Hot

General Description:

The speed files for the XC4000XL family do not have data

for CMOS level outputs. If you activate this and run timing

on the design, the output delay values will be incorrect.


The XL family does not support CMOS level outputs, so

this option should not be activated in any case.

AR# 3517
Date Created 08/31/2007
Last Updated 01/18/2010
Status Archive
Type General Article