UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35284

SP605 - FMC connector pins inconsistency

Description

UG526 (v1.1.1) gives FPGA pin locations for the FMC connector in Table 1-28, and indicates that the J63 FMC LPC pins G6 (net FMC_LA00_CC_P) and G7 (net name FMC_LA00_CC_N) are tied to pin locations H10 and H11 respectively on the XC6SLX45T FPGA. This does not match the schematics. Which is correct?

Solution

The schematics are correct - J63 LPC FMC pins G6 (FMC_LA00_CC_P) and G7 (FMC_LA00_CC_N) are tied to pin locations G9 and F10 respectively on the XC6SLX45T FPGA.

The documentation discrepancy is addressed in v1.3 of UG526 (June 2010).
AR# 35284
Date Created 08/06/2010
Last Updated 09/29/2010
Status Active
Type General Article