UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35395

LogiCORE IP Motion Adaptive Noise Reduction v1.0 - Spartan-6 core should only be gnerated in 12.1 an later due to potential block RAM memory related problems

Description

The Motion Adaptive Noise Reduction v1.0 Spartan-6 FPGA core should only be generated in ISE 12.1 design tools or later due to potential block RAM memory related problems.

Solution

These issues are resolved in ISE Design Tools 12.1, and the recommendation is to regenerate and implement the Motion Adaptive Noise Reduction v1.0 in 12.1 or later.


Motion Adaptive Noise Reduction v1.0 in 11.4 and 11.5 has the potential for memory initialization issues as documented in the following Xilinx Answers:

(Xilinx Answer 34659) Spartan-6 FPGA Block RAM - Output Register of BRAM does not Initialize Correctly After Initial Configuration

(Xilinx Answer 34712) Spartan-6 FPGA Block RAM Design Advisory - 9K Simple Dual Port (SDP) Block RAM Initialization Incorrect

 

Please see (Xilinx Answer 33751) for a detailed list of LogiCORE Motion Adaptive Noise Reduction Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33751 LogiCORE IP Motion Adaptive Noise Reduction (MANR) - Release Notes and Known Issues N/A N/A

Associated Answer Records

AR# 35395
Date Created 04/26/2010
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • Motion Adaptive Noise Reduction