In ISE 12.1 software, any Virtex-6 FPGA Partial Reconfiguration design which contains RAM within the RPs does not have the RAM contents written correctly to the Partial Bitfiles. This manifests as incorrect functionality when the Partial Bitfiles are loaded into the device, but correct functionality on the initial full configuration.