UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35403

LogiCORE DisplayPort core v1.2 - Why does the core fail to train when the MIN_PRE_EMPHASIS register is set to any value other than zero?

Description

Why does the core fail to train when the MIN_PRE_EMPHASIS register is set to any value other than zero?

Solution

In order for the DisplayPort v1.2 core to properly complete training, the MIN_PRE_EMPHASIS regsiter must always be set to zero.

For a detailed list of LogiCORE IP Display Port Release Notes and Known Issues, see (Xilinx Answer 33258).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33258 LogiCORE IP DisplayPort - Release Notes and Known Issues N/A N/A
AR# 35403
Date Created 04/27/2010
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • DisplayPort