There is now a v1.3 rev 2 patch available. Please use v1.3 rev 2 for all ES silicon applications; see (Xilinx Answer 36552). The information about the v1.3 rev 1 patch is preserved here for version control purposes, but users need to update to v1.3 rev 2.
This is a patch for theVirtex-6 FPGA Integrated Block Wrapper v1.3 for PCI Express. This is the v1.3 rev 1 patch and is to be installed on ISE Design Suite 12.1. This patch resolves the following three issues:
CR 543565: MMCM VCO changed from 500 MHz to 1000 MHz.
The MMCM VC0 setting has been changed from 500 MHz to 1000 MHz due to new MMCM requirements
CR 551390: Fix for HDL compiler warnings.
Issue resolved where HDL compiler warnings were issued during Core Generation
CR 558536: Disable Lane Reversal Setting for Endpoint Configuration.
Disable Lane Reversal Attribute setting on the Integrated Block has been set to FALSE for Endpoint Configurations, per CES Errata.
For other v1.3 known issues, see
(Xilinx Answer 33276).