UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35487

Serial RapidIO v5.4 - Example design does not implement

Description

When I try to implement the example design from the CORE Generator toolv11.5 with "implement.bat", xst completes, but ngdbuild and the rest of the tools do not.

Why?

Solution

The ngdbuild command in "implement.bat" is as follows:

"ngdbuild -sd ..\..\ -sd ..\..\netlists\ -sd ../../example_design/chipscope/ :> -uc srio_v5_4_top.ucf srio_v5_4_top"

":>" should not be in the argument list.

Remove it and rerun implement.bat.

This is a known problem with the v5.4 core. The v5.5 core, released with 12.1, resolved this problem.
AR# 35487
Date Created 10/18/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 LXT
Tools
  • ISE Design Suite - 11.5
IP
  • Serial RapidIO