We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35497

Project Navigator - Test bench does not show up in simulation view hierarchy


A test bench file is added to a Project Navigator project along with all of the design HDLsource files.

All of the filesappear in the Implementation hierarchy viewand in theBehavioral Simulation"view.However, when looking in the Post-Translate, Post-Map, Post-Route or Post-Fit Simulation views, neither the test bench or the design source files are shown.

If aPost-Translate, Post-Map, Post-Route or Post-Fitsimulation model is created, the model appears in appropriate simulation view as you would expect, but the test benchisstill not shown.


Starting with ISE Design Suite 11.1, adding a source to the project will only treat it as a test bench automatically if the filename matches certain criteria.

The matching patterns are:


Source files matching any of these patterns will be treated as atest bench without any parsing, and they will be associated with the Simulation view only.

All other files will be associated for both Implementation and Simulation views ("All") without parsing.

In order for any source to be treated as a test bench, the user will need to manually change the view association to "Simulation" ... either while adding the source to the project, or after it has been added - using the source properties dialog.

AR# 35497
Date Created 04/30/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 11.1
  • ISE Design Suite - 12.1