We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35643

11.5 Project Navigator - An NGC or EDN type project fails to translate if an HDL source file is added


When a design contains a VHDL or Verilog source, as well as an EDIF or NGC source, running translate on the EDIF/NGC source fails.

Project Navigator attempts to run XST synthesis on the EDIF/NGC file, which is getting an empty ".prj" file and failing.

Additionally, if you first run translate on the EDIF/NGC source, then select the VHDL source and run synthesis at the end of the synthesis run, the EDIF/NGC source in the project is deleted from the disk.


Removing the HDL from the design prevents the attempt to launch XST and thus, translation passes.

This issue has been resolved in ISE Design Suite 12.1.
AR# 35643
Date 02/25/2011
Status Archive
Type General Article
  • ISE Design Suite - 11.5
Page Bookmarked