UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35648

12.1 EDK - ERROR:EDK:3409 - Error calling proc <:clockrequirements::update_clock_on_port>: syntax error

Description

When creating a BSB design with EDK 12.1 on a Linux machine, a window pops up with no text in it, and on the console the following message appears multiple times:

ERROR:EDK:3409 - Error calling proc <:clockrequirements::update_clock_on_port>: syntax error in expression "abs(100000000.0)": missing close parenthesis at end of function call

How do I resolve this error?

Solution

It has been found that the issue is caused by the setting of LANG environment variable on the machine.

So far, the error has been seen when the language is set to German or French.

The workaround is to set LANG to English before launching XPS, using :
export LANG=en_US.UTF-8


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 35648
Date Created 05/12/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.1