UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35656

12.1 EDK - BSB-generated designs for Spartan-6 using XPS_LL_TEMAC have IDELAYCTRL related parameters set

Description

Base System Builder designs use the following parameters in SP605 and SP601 systems created in EDK 12.1

PARAMETER C_NUM_IDELAYCTRL = 2
PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y3-IDELAYCTRL_X1Y4

Solution

Spartan-6 device architecture does not have IDELAYCTRLs and do not require these parameters. They are ignored by the tools and no error is generated.

They have to be manually removed by editing the MHS file.

The first release with the fix will be EDK 12.2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 35656
Date Created 05/12/2010
Last Updated 05/20/2012
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • EDK - 11.5
  • EDK - 12.1
IP
  • XPS LL TEMAC
Boards & Kits
  • Spartan-6 FPGA Connectivity Kit
  • Spartan-6 FPGA Embedded Kit
  • Spartan-6 FPGA SP601 Evaluation Kit
  • Spartan-6 FPGA SP605 Evaluation Kit