We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35714

10.1.0x/11.x/12.1 MAP Module Level Utilization - Slices Utilization in Top Level Is More Than Existing


"Module Level Utilization" shows a higher SLICE utilization than existing in the top level. In the following example, there are only submodule instantiations in the top level, while it reports there are 15504 slices.

What is the problem?


This is a known issue. The following types of BELs are incorrectly counted to the top level.

  • VCC/VDD and GND bels
  • Route-thru bels
  • Constant bels

This problemstill existsin ISE Design Suite 13.1.

AR# 35714
Date 12/15/2012
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • Less
Page Bookmarked