UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35755

ChipScope Pro - ChipScope cannot find the net I would like to trigger

Description

In ChipScope Inserter, I cannot find the net I would like to trigger.

Solution

ChipScope Inserter does not list nets in the following conditions:
  • A net driven by OBUF or IBUFG - This is because there is no trace to let it get back to fabric. See (Xilinx Answer 38115).
  • A net with no load or no source - because it is trimmed by XST. Usually this can be solved by adding an "S" constraint to this net.
  • A net in between some levels of combination logics - because it may be absorbed. Usually this can be solved by adding "KEEP" or "S" constraints to this net.
  • A net whose name is changed by XST. Usually this can be solved by adding "KEEP" or "mark_debug" constraints to this net. 
Note: "mark_debug" is supported starting in ISE Design Suite 13.1.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
38115 12.x Chipscope Pro Inserter - Why are there some signals in red and gray in the signal list? N/A N/A
AR# 35755
Date Created 12/21/2010
Last Updated 12/01/2014
Status Active
Type General Article
Tools
  • ChipScope Pro