UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35766

LogiCORE IP LTE DL Channel Encoder v2.1 - Why do I receive simulation errors when I use the DCI formats less than 17 bits as outlined in the LTE standard 36.212 v9.0 ?

Description

Does the LogiCORE IP LTE DL Channel Encoder v2.1 conform to the DCI formats (which require less than 17bits), as outlined in the LTE standard 36.212 v 9.0?

Solution


According to the LTE Channel Encoder Data Sheet (Table 4):
CCH Registers:There are two registers required for the processing of the DCI and BCH channels. CCH_SIZE in register 0x20 provides the core with the length of the incoming Transport Block. Note that this has a lower limit of 17 bits.
So, if a simulation is performed with 17 bits, the tests are correct. However, if for example, DCI Format 1C is used which has 13 bits, the IP fails. In order to use all DCI formats, as outlined in the LTE standard, see thepatch contained in(Xilinx Answer 35862).
For a detailed list of LogiCORE LTE DL Channel Encoder Release Notes and Known Issues, see (Xilinx Answer 31421).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
31421 LogiCORE IP LTE DL Channel Encoder - Release Notes and Known Issues N/A N/A
AR# 35766
Date Created 07/30/2010
Last Updated 05/20/2012
Status Active
Type Known Issues
IP
  • 3GPP LTE DL Channel Encoder