UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35776

Spartan-6 GTP Transceiver - Recommended PMA_CDR_CFG settings for improved CDR performance

Description

This Answer Record discusses updates to the PMA_RX_CFG attribute for the Spartan-6 GTP Transceiver to improve performance in a variety of situations.

Solution

The table below includes updated values for PMA_RX_CFG for a variety of setups. These values have shown to be optimized for these situations:

Line Rate (Gbps)

Reference Clock Offset

PLL Output Divider

PMA_RX_CFG

2.4 - 3.24

0

1

0x05CE004

1.2 - 1.62

0

2

0x05CE008

0.6 - 0.81

0

4

0x05CE008

2.4 - 3.24

+/-200ppm

1

0x05CE089

1.2 - 1.62

+/-200ppm

2

0x05CE049

0.6 - 0.81

+/-200ppm

4

0x05CE049

AR# 35776
Date Created 05/19/2010
Last Updated 05/20/2010
Status Active
Type General Article
Devices
  • Spartan-6 LXT
IP
  • Virtex-6 GTX Transceiver Wizard