UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35784

12.1 EDK - CIP Wizard does not work well when importing a Slave only FSL IP

Description

When importing a slave only FSL IP using CIP Wizard, it cannot find the FSL_S_Clk port even though it exists in the HDL file. The FSL_S_Clk port is then regarded as a user I/O port.

MPD file is changed from:
PORT FSL_S_Clk = FSL_S_Clk, DIR=O, SIGIS=Clk, BUS=SFSL

To:
PORT FSL_S_Clk = "", DIR = O, SIGIS = Clk

Solution

The workaround is to make a backup of the original MPD file, import the IP, and overwrite the FSL_S_Clk line with the original data.

This issue is fixed in ISE 12.4 software.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 35784
Date Created 11/01/2010
Last Updated 12/15/2012
Status Active
Type General Article