We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35886

14.x Timing - Unconstrained cross-clock domain analysis


In reviewingthe unconstrained path analysis in Timing Analyzer, I see the following:

Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "CLK"
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "CLK"
Timing constraint: Unconstrained PERIOD analysis for net "CLK"

However, when you have an unconstrained path crossing clock domains, then this is reported as a standard unconstrained path rather than an unconstrained PERIOD. This is similar to how asynchronous paths are shown as follows:

Timing constraint: Unconstrained path analysis


The timing engine has found paths that would naturally fall into these OFFSET IN/OUT and PERIOD constraints for this given clock signal. Please review these paths and make sure they are not constrainted incorrectly with a TIG constraint or unrelated PERIOD constraint.

AR# 35886
Date Created 11/13/2012
Last Updated 11/13/2012
Status Active
Type General Article
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • Less