UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35937

13.1 ISE - "ERROR:NgdBuild:467 - output pad net 'ddr2_dm_c[0]' has an illegal buffer..."

Description

When a design contains MIG, MPMC, System ACE or another IP which instantiates I/O Buffers inside it as a blackbox, the following errors occur during the translate process:

ERROR:NgdBuild:947 - bidirect pad net 'ddr2_dq_c[0]' is driving non-input buffer(s)
ERROR:NgdBuild:467 - output pad net 'ddr2_dm_c[0]' has an illegal buffer...

Solution

I/O buffers already exist in the HDL source code of the IP core.

The issue is caused by synthesis tool adding extra I/O buffer to it.

To work around it, perform the following:

  1. When using XST, refer to (Xilinx Answer 32847).
  2. When using Synplify, refer to (Xilinx Answer 4508) to add black_box_pad_pin constraint to set pins on black-box component as I/O pads, or to add syn_insert_pad =0 on specified pins to tell the tool not to add extra buffers.

Following is the example on adding syn_insert_pad:

.sdc File Syntax
define_attribute {GIN(2:0),} syn_insert_pad {0}
define_attribute {Q} syn_insert_pad {0}

Linked Answer Records

Associated Answer Records

AR# 35937
Date Created 01/25/2011
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • MIG