We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36008

Virtex-6 FPGA Integrated Block Wrapper for PCI Express - The v1.3 and v1.3 rev 1 Core is not linking up reliably on ES (engineering sample) silicon using ISE 12.1 and ISE 11.5 or later software


Due to the automatic insertion of the MMCM calibration block that occurs in ISE11.5 and ISE 12.1 tools, the v1.3 or v1.3 rev 1 core might notreliably link up. This could occur on the ML605 board as well as your own board.


This issue is fixed in the v1.3 rev 2 patch. Refer to (Xilinx Answer 34279) for the patch.

Revision History
08/10/2010 - Referred to AR 34279.
07/01/2010 - Added v1.3 rev 2 information
06/08/2010 - Initial Release

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 36008
Date Created 06/08/2010
Last Updated 05/20/2012
Status Active
Type Known Issues
  • Virtex-6 LXT
  • ISE Design Suite - 12.1
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )