We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36072

MIG Virtex-6 DDR2/DDR3 - Why does MIG sometimes place address pins on VREF locations?


The MIG VREF LOC is sometimes used for address pins; however, the SSTL18 IOStandard requires a VREF with 0.9V. Is this incorrect?


For SSTL18_I, VREF is only needed for input signals. If the bank contains no input buffer component that requires a VREF source, the VREF IOBs can be used for general purpose I/O.

As address pins are outputs, if the whole bank only has address pins, then MIG can use the VREF location for an address signal.
AR# 36072
Date Created 06/22/2010
Last Updated 01/29/2013
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG