We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36078

MIG v3.4-v3.5 Virtex-6 DDR3 - reset# should use LVCMOS15 instead of SSTL15


MIG v3.4-v3.5 Virtex-6 DDR3 FPGA designs use I/O Standard SSTL15 for "ddr3_reset_n", but the DDR3 JEDEC Specifications states that RESET# is a "CMOS rail-to-rail signal".

IBIS Simulations show that using SSTL15 results in voltage overshoot and that using LVCMOS15 is a better solution.


This is fixed in the 12.3 release of the software tools with MIG v3.6.

You can also work around the problem by manually changing the I/O standard in the UCF file to:

NET  "ddr3_reset_n"                             IOSTANDARD = LVCMOS15;

AR# 36078
Date Created 11/29/2010
Last Updated 08/26/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG