We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36082

Virtex-6 SelectIO - DCI Cascade across non-continuous banks requires a patch in current versions of the tools


Prior to ISE software 12.2, Virtex-6 FPGA designs with compatible, but non-continuous banks might have a place error if the skipped banks do not satisfy DCI_Cascade banking rules. For instance, CONFIG DCI_CASCADE = "36 37 34 32"; can be used without including bank 35.

The following common error seen would be:

"ERROR:Place:1104 - The following banks: Bank XX, Bank XX, Bank XX, Bank XX have been constrained to implement DCI Cascade, but the IOs locked to these banks with incompatible VCCO"


Skipping banksthat do not use DCI is a valid use case for DCI_CASCADE. This feature has fixed in the ISE 12.3 release of the tools.

Patch files exist for ISE 12.2 and 12.2 software which allow DCI to support non-continuous banking.The patch files also require all of the I/Os in the design to be LOC'ed down.


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
51684 MIG 7 Series DDR2/DDR3 - JEDEC Specification N/A N/A
AR# 36082
Date Created 06/09/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2