UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36124

14.x Timing Constraint - Can a timing constraint pass through an input buffer?

Description

I want to put timing constraints onthe clock input PADs; can the constraints pass through the input clock buffers?

Solution

Yes, but you have to create the timing group with TNM_NET command. For differential buffers, you can constrain either aP pad or an N pad.

Below is an example:

NET CLKINPUT_PAD_P_IN TNM_NET =CLKINPUT_PAD_P_IN;
TIMESPEC "TS_CLKINPUT_PAD_P_IN" = PERIOD "CLKINPUT_PAD_P_IN " 5.0;

AR# 36124
Date Created 10/07/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less