We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36174

Design Assistant for PCI Express - Start here for questions regarding Synthesis or Implementation


This Answer Record is a starting place for questions regarding core synthesis or implementation.

NOTE: This Answer Record is part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536).

The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe.

Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.


For information on implementing the core in ISE Project Navigator, see (Xilinx Answer 35722).

For information on the use of GTP/GTX pin locations for PCIe Block in Virtex-6, Spartan-6, and PCIe Block Plus in Virtex-5 devices, see (Xilinx Answer 37517)

For information on what to do if you receive the error below when targeting the ML605 board, see (Xilinx Answer 37947).

ERROR:ConstraintSystem:59 - Constraint "core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX" LOC"

For information on finding the GUI options used to generate the core NGC, see (Xilinx Answer 38625).

See (Xilinx Answer 40309) for How to change Device-ID without regenerating and reimplementing the core.

Revision History
08/13/2010 - Initial Release

Linked Answer Records

Child Answer Records

Associated Answer Records

AR# 36174
Date 03/11/2015
Status Active
Type Solution Center
  • Endpoint Block Plus Wrapper for PCI Express
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
Page Bookmarked