We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36193

ChipScope & Vivado Logic Debug - How can I trigger two ILA cores at the same time?


I need to use two ILAs in my project to trigger with different clocks or instantiate in two modules.

How can I trigger two ILAs at the same time?


To do this you will need to have a controllable external trigger (for example hitting the reset pushbutton on the board first) or a predictable trigger.

Follow the steps below:

  1. Make sure the trigger condition does not occur first.
  2. Hit the "Run Trigger" button in ChipScope analyzer or the Vivado Hardware Manager for both ILA.
  3. Make the trigger condition happen.

When the capture buffers are full, the waveform for both ILAs will be uploaded and shown on the screen.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46790 Spartan-6 FPGA Design Assistant - Troubleshooting Common Clocking Problems N/A N/A
AR# 36193
Date Created 06/14/2010
Last Updated 12/01/2014
Status Active
Type General Article
  • ChipScope Pro
  • Vivado Design Suite