We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36198

12.1 PlanAhead - Constraint changes made in the Implemented Design view are not passed to the "impl_1\.ucf"


I load the netlist design and make some constraint changes in the Implemented Desgin Environment, and re-implement the design, but none of the constraint changes I made are being applied.
Why does this occur?


This is a known issue in the PlanAhead software.
If the Netlist Design is loaded and constraint changes are made in the Implemented Design environment, they are not passed to the < design >.ucf. If the Netlist Design is not loaded, the new constraints appear in the < design >.ucf as expected.
This has been fixed in the 12.2 release of the PlanAhead software.
AR# 36198
Date Created 09/14/2010
Last Updated 05/23/2014
Status Archive
Type Known Issues
  • PlanAhead - 12.1