UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36208

Design Assistant for PCI Express - Simulation Questions Regarding Configuration Traffic

Description


This Answer Record identifies starting points to debug configuration related questions in simulation. However, much of this information is also true in hardware, but is more prevalent in simulation since the user has more control of the configuration process in simulation.
NOTE: This Answer Record is part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536). The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.

Solution

For information on why reading BARs returns all zeroes, see (Xilinx Answer 36215).
Forinformation on why no completions are returned for configuration reads or writes, see (Xilinx Answer 36209).

Revision History
10/11/2010 - Updated links
08/13/2010 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 36208
Date Created 07/19/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • More
  • Virtex-6 SXT
  • Spartan-6 LXT
  • Less
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )